CVE-2022-49172

High

Description

In the Linux kernel, the following vulnerability has been resolved: parisc: Fix non-access data TLB cache flush faults When a page is not present, we get non-access data TLB faults from the fdc and fic instructions in flush_user_dcache_range_asm and flush_user_icache_range_asm. When these occur, the cache line is not invalidated and potentially we get memory corruption. The problem was hidden by the nullification of the flush instructions. These faults also affect performance. With pa8800/pa8900 processors, there will be 32 faults per 4 KB page since the cache line is 128 bytes. There will be more faults with earlier processors. The problem is fixed by using flush_cache_pages(). It does the flush using a tmp alias mapping. The flush_cache_pages() call in flush_cache_range() flushed too large a range. V2: Remove unnecessary preempt_disable() and preempt_enable() calls.

SeverityHigh
CVSS7.8
Exploit probability—
ProductLinux Kernel
PublishedFeb 26, 2025
First seenFeb 26, 2025

How to fix

Update
  • linux linux_kernel5.16.19, 5.17.2 or later

Affected products

ProductAffected versionsFixed in
linux linux_kernelv < 5.16.19, 5.17 ≤ v < 5.17.25.16.19, 5.17.2

Check your version

Choose the product and enter the version you run to see whether it falls in the affected range.

In the Intelligence 360 plan

Attack Surface Management

See the assets tied to your domains, the technologies they run and known vulnerabilities in one list.

CVE-2022-49172 · Linux Kernel · Dark Radar